Besides a high capacitance density, for high performance metal-insulator-metal (MIM) capacitors, low quadratic voltage coefficient of capacitance (VCC-or simply ) is also indispensable. According to ITRS, MIM capacitors with a capacitance density of 10 fF/ m 2 and value less than 100 ppm/V 2 are required by 2016. With the advent of high-dielectrics, although MIM capacitors possessing capacitance density higher than 25 fF/ m 2 have been widely explored [1] [2][3], capacitors that concurrently meet the requirement of capacitance density and value set in ITRS have been rarely reported. Increasing the dielectric thickness is a direct avenue to obtain the desirable , inevitably, it comes at the price of capacitance density degradation to be less than 10 fF/ m 2 [4] [5] . Recently, a stack structure that comprises a HfO 2 film (positive ) and a thin SiO 2 layer (negative ) has ushered in a new approach to achieve low value without compromising its capacitance density by using the "canceling effect" [6]. Based on this concept, Sm 2 O 3 /SiO 2 [7] and even HfTiO/Y 2 O 3 [8] stacked dielectric have been investigated and show good performance. To further enhance the capacitance density while keeping low value, in this work, a crystalline-TiO 2 /SiO 2 stack was adopted, and a capacitance density of 11.9 fF/ m 2 with value of 90 ppm/V 2 is achieved.
I. Introduction
Besides a high capacitance density, for high performance metal-insulator-metal (MIM) capacitors, low quadratic voltage coefficient of capacitance (VCC-or simply ) is also indispensable. According to ITRS, MIM capacitors with a capacitance density of 10 fF/ m 2 and value less than 100 ppm/V 2 are required by 2016. With the advent of high-dielectrics, although MIM capacitors possessing capacitance density higher than 25 fF/ m 2 have been widely explored [1] [2] [3] , capacitors that concurrently meet the requirement of capacitance density and value set in ITRS have been rarely reported. Increasing the dielectric thickness is a direct avenue to obtain the desirable , inevitably, it comes at the price of capacitance density degradation to be less than 10 fF/ m 2 [4] [5] . Recently, a stack structure that comprises a HfO 2 film (positive ) and a thin SiO 2 layer (negative ) has ushered in a new approach to achieve low value without compromising its capacitance density by using the "canceling effect" [6] . Based on this concept, Sm 2 O 3 /SiO 2 [7] and even HfTiO/Y 2 O 3 [8] stacked dielectric have been investigated and show good performance. To further enhance the capacitance density while keeping low value, in this work, a crystalline-TiO 2 /SiO 2 stack was adopted, and a capacitance density of 11.9 fF/ m 2 with value of 90 ppm/V 2 is achieved.
II. Experiment
Prior to the fabrication of MIM capacitors, 500 nm SiO 2 was grown on Si wafers for better isolation. Then a TaN/Ta bi-layer of 50/150 nm was deposited as the bottom electrode. A TiO 2 film of 14.0 nm was deposited by sputter followed by O 2 furnace annealing at 380 o C for 10 min to strengthen its quality by decreasing oxygen vacancies. Thereafter a rapid thermal annealing (RTA) in N 2 at 500 o C for 30 sec was performed on some samples to induce phase transition from amorphous to crystalline phase for the TiO 2 film, and this phase transition leads to value enhancement from 31 to 111 [2] . Then a thin SiO 2 layer of 2.5 or 7.0 nm was deposited on TiO 2 film by plasma enhanced chemical vapor deposition (PECVD) to study how SiO 2 thickness modulates the value. Finally, Al of 100 nm was deposited and patterned as the top electrode. Fig. 1 shows the structure of MIM capacitors and process flow. Fig. 2 shows the capacitance-voltage (C-V) curves for MIM capacitors without RTA treatment. As expected, as SiO 2 layer increases from 2.5 to 7.0 nm, the zero-biased capacitance decreases from 7.7 to 3.9 fF/ m 2 . Shown in Fig.  3 are normalized C-V curves and the corresponding values for these samples. value of 83 ppm/V 2 can be obtained for samples with 7.7 fF/ m 2 and this performance is comparable to that reported in Sm 2 O 3 /SiO 2 stack [7] . The change of polarity from positive to negative sign for samples with thicker SiO 2 suggests that the effect of negative becomes more prominent. The impact of RTA treatment on C-V characteristics and value are respectively demonstrated in Fig. 4 and Fig. 5 . Under the same physical thickness, samples with additional RTA correspond to a larger capacitance density which is due to the greatly enhanced value. As the SiO 2 thickness increases, has a trend similar to those without RTA. For RTA-processed samples with 2.5-nm SiO 2 , a capacitance density as high as 11.9 fF/ m 2 can be obtained while keeping low level of 90 ppm/V 2 . Worth to be mentioned is that, because of low and high linear voltage coefficient of capacitance (VCC-) which can be alleviated by circuit technology, normalized C-V curve is unlike a conventional parabolic curve. This capacitance along with value well exceeds the device requirement in 2016 set by ITRS. Even though the crystalline TiO 2 has extremely high value [2], the excellent value for RTA-processed samples can be explained by examining the equation of effective for a stacked dielectric. Effective with extremely low value is obtained and therefore the effect of high value for the crystalline TiO 2 can be greatly diluted. In addition, the canceling effect provided by SiO 2 also plays the critical role in accomplishing such an excellent device performance. Fig. 6 shows the dependence of normalized capacitance on measurement temperature and temperature coefficient of capacitance (TCC) of 124 ppm/ o C is observed for RTA-processed samples with 2.4 nm SiO 2 . Compared to other dielectrics, as shown in Fig. 7 , RTA-processed samples with SiO 2 demonstrates the smallest value in the capacitance density range of interest (10-12 fF/ m 2 ) for 2016 ITRS requirement and proves the competence of crystalline-TiO 2 /SiO 2 stack as the promising dielectric for advanced MIM capacitors. The current conduction mechanism for samples with and without RTA is investigated by plotting the ln(J) versus E 1/2 curves shown in Fig. 8 where J and E respectively denote current density and electric field. At low field, the conduction is extracted to follow the Schottky emission model. Table I summarizes the major device parameters for MIM capacitors with various electrodes and dielectrics [4, 6-8] and a crystalline-TiO 2 /SiO 2 stack shows the most promising characteristics. Note that further improvement is possible by employing a post-RTA NH 3 plasma treatment to well passivate the grain boundary induced leakage paths [9-10] and replacing the low-work function electrode of Al with a higher one to increase the barrier height for carrier injection, both of which are helpful to suppress leakage current.
III. Results and Discussion

IV. Conclusion
A crystalline-TiO 2 film is found to have a high value of 118. By integrating it with a thin SiO 2 layer which provides the canceling effect of value as the stacked dielectric, MIM capacitors reveal superior device characteristics to other dielectrics in terms of a capacitance density of 11.9 fF/ m 2 and low value of 90 ppm/V 2 . This stacked dielectric holds great potential to be used in precision analog circuit application beyond 2016.
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